DESIGN OF NOVEL ADDRESS DECODERS AND SENSE AMPLIFIER FOR SRAM BASED memory
نویسندگان
چکیده
................................................................................................................. II CONTENTS ................................................................................................................. III LIST OF TABLES ....................................................................................................... VI
منابع مشابه
Design of Efficient Low Power Stable 4-Bit Memory Cell
The power consumption and speed of SRAMs are important issue that has led to multiple designs with the purpose of minimizing the power consumption during both read and write operations. Memory is the furthermost collective part in CMOS IC’s applications. Here a novel 9T static random access memory (SRAM) cell design which consumes less dynamic power and has high read stability is predicted. Thi...
متن کاملDesign of Low Power Write Driver Circuit for 10t Sram Cell
Aggressive scaling of transistor dimensions with each technology generation has resulted an increased integration density and improved device performance at the expense of increased leakage current. Diagnosis is becoming a major concern with the rapid development of semiconductor memories. In this paper, we propose a very low cost Design-forDiagnosis (DfD) solution for design of write driver ci...
متن کاملUltra Low-Power Fault-Tolerant SRAM Design in 90nm CMOS Technology
.................................................................................................................................. iii TABLE OF CONTENTS ............................................................................................................... iv LIST OF FIGURES ....................................................................................................................
متن کاملDesign and Implementation of 8K-bits Low Power SRAM in 180nm Technology
This paper explores the tradeoffs that are involved in the design of SRAM. The major components of an SRAM such as the row decoders, the memory cells and the sense amplifiers have been studied in detail. The circuit techniques used to reduce the power dissipation and delay of these components has been explored and the tradeoffs have been explained. The key to low power operation in the SRAM dat...
متن کاملLeakage Power Optimization Techniques for Ultra Deep Sub - Micron Multi - Level Caches Nam
On-chip L1 and L2 caches represent a sizeable fraction of the total power consumption of microprocessors. In deep sub-micron technology , the subthreshold leakage power is becoming the dominant fraction of the total power consumption of those caches. In this paper, we present optimization techniques to reduce the leakage power of on-chip caches assuming that there are multiple threshold voltage...
متن کامل